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55 74.1 51.06 10
58 74.2 51.04 9
88 74.5 50.86 8
91 74.6 50.81 7
94 74.9 50.72 6
97 75.1 50.57 5
98 75.2 50.54 4
99 75.3 50.46 3
100 75.5 50.35 2
98 75.8 50.17 1
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Transistor Level 
Simulation
48 minutes  CPU Time
10 Region of Interest Points
1022 Pareto Points
10,000 Evaluation Samples
100 No. Generations
Values: Parameters:
Verification
Design SummaryFuture Work
 On Chip Verification
 A silicon design of OTA has been submitted that uses the 
presented methodology
 To compare and verify on chip measurement with simulation 
data
 Pareto­Modelling
 Performance Model
 Variation Model
 System Level Application
 System Level Design utilizing performance & variations 
model
 High Order Video FilterSummary
 Big challenge for analogue circuit in DSM
 Process variations getting worse
 A new algorithm that characterize the circuit performance and 
yield using Pareto­front
 Create opportunity to model the performance and variation 
based on Pareto­front 
 The example shown demonstrate the algorithm and the 
behaviour has been verified with transistor level simulations.References
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